	Application No.	Applicant(s)
	10/613,824	EROZ ET AL.
Notice of Allowability	Examiner	Art Unit
	Mujtaba K. Chaudry	2133
The MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT R of the Office or upon petition by the applicant. See 37 CFR 1.31	ears on the cover sheet with the GOR REMAINS) CLOSED in this or other appropriate communicated This application is subjection.	ne correspondence address s application. If not included ation will be mailed in due course. THIS
1. 🔀 This communication is responsive to interview 11/2/2006.		
2. X The allowed claim(s) is/are 1.3-5.7-11.13-17 and 19-22.		
 3. Acknowledgment is made of a claim for foreign priority u a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority do 	e been received e been received in Application No	D
International Bureau (PCT Rule 17.2(a)).		
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	of this communication to file a re MENT of this application.	eply complying with the requirements
4. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which giv		
5. CORRECTED DRAWINGS (as "replacement sheets") mu	st be submitted.	•
(a) I including changes required by the Notice of Draftsper	son's Patent Drawing Review (P	TO-948) attached
1) hereto or 2) to Paper No./Mail Date	<u>.</u> .	
(b) ☐ including changes required by the attached Examiner Paper No./Mail Date	's Amendment / Comment or in t	he Office action of
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in		
 DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT 	osit of BIOLOGICAL MATERIA FOR THE DEPOSIT OF BIOLO	AL must be submitted. Note the GICAL MATERIAL.
Attachment(s) 1. ☐ Notice of References Cited (PTO-892)	5. ☐ Notice of Inform	nal Patent Anniication
2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)	6. ⊠ Interview Summ	
	Paper No./Mail	Date <u>11/8/2006</u> .
 Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date 10/6/2006 	7. 🛛 Examiner's Am	endment/Comment
4. Examiner's Comment Regarding Requirement for Deposit	8. X Examiner's Stat	ement of Reasons for Allowance
of Biological Material	9. Other	
Oall 1118/06	SU	PERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

EXAMINER'S AMENDMENT

An Examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Applicants' Attorney Georgann S. Grunebach on November 2, 2006.

Please amend the application as follows:

Please replace claim 1 with:

- 1. A method for decoding a low density parity check (LDPC) coded signal, the method comprising:
 - retrieving edge values associated with a structured parity check matrix used to generate the LDPC coded signal, wherein the edge values specify relationship of bit nodes and check nodes, and are stored according to a predetermined scheme that permits concurrent retrieval of a set of the edge values, the predetermined scheme specifies contiguous physical memory locations for the set of edge values; and

Page 3

Application/Control Number: 10/613,824

Art Unit: 2133

 outputting a decoded signal corresponding to the LDPC coded signal based on the retrieved edge values;

- wherein the set of edge values is retrieved in a single clock cycle of a processor coupled to the memory, and is adjacent to a group of M bit nodes or M check nodes, where M is the number of parallel processing engines.

Please cancel claim 6.

Please replace claim 11 with:

- 11. A decoder for decoding a low density parity check (LDPC) coded signal comprising:
 - means for retrieving edge values associated with a structured parity check matrix used to generate the LDPC coded signal;
 - memory for storing the edge values according to a predetermined scheme that permits concurrent retrieval of a set of the edge values, wherein the edge values specify relationship of bit nodes and check nodes, the predetermined scheme specifies contiguous physical memory locations for the set of edge values; and
 - means for outputting a decoded signal corresponding to the LDPC coded signal based on the retrieved edge values;
 - a processor coupled to the memory, wherein the set of edge values is retrieved in a single clock cycle of the processor and is adjacent to a group of M bit nodes or M check nodes, where M is the number of parallel processing engines.

Page 4

Application/Control Number: 10/613,824

Art Unit: 2133

Please cancel claim 18.

Please replace claim 19 with:

- 19. A memory accessible by a low density parity check (LDPC) decoder for decodinga LDPC coded signal, comprising:
 - a first portion storing a first group of edge values associated with a structured parity check matrix used to generate the LDPC coded signal, the first group of edges being connected to bit nodes of n degrees;
 - a second portion storing a second group of edge values associated with the structured parity check matrix used to generate the LDPC coded signal, the second group of edges being connected to bit nodes of greater than n degrees, wherein a set of edge values from the first group or the second group is retrieved to output a decoded signal; and
 - a processor coupled to the memory, wherein the set of edge values is retrieved in a single clock cycle of the processor and is adjacent to a group of M bit nodes or M check nodes, where M is the number of parallel processing engines.

Application/Control Number: 10/613,824

Art Unit: 2133

REASONS FOR ALLOWANCE

Claims 1, 3-5, 7-11, 13-17 and 19-22 are allowed. The following is an Examiner's statement of reasons for allowance:

Independent claim 1 of the present application teaches a method for decoding a low density parity check (LDPC) coded signal, the method comprising: retrieving edge values associated with a structured parity check matrix used to generate the LDPC coded signal, wherein the edge values specify relationship of bit nodes and check nodes, and are stored according to a predetermined scheme that permits concurrent retrieval of a set of the edge values, the predetermined scheme specifies contiguous physical memory locations for the set of edge values; and outputting a decoded signal corresponding to the LDPC coded signal based on the retrieved edge values; wherein the set of edge values is retrieved in a single clock cycle of a processor coupled to the memory, and is adjacent to a group of M bit nodes or M check nodes, where M is the number of parallel processing engines. The foregoing limitations are not found in the prior arts of record. Particularly, none of the prior arts of record teach nor fairly suggest, "...the predetermined scheme specifies contiguous physical memory locations for the set of edge values; and outputting a decoded signal corresponding to the LDPC coded signal based on the retrieved edge values; wherein the set of edge values is retrieved in a single clock cycle of a processor coupled to the memory, and is adjacent to a group of M bit nodes or M check nodes, where M is the number of parallel processing engines."

Independent claims 11 and 19 include similar limitations of independent claim 1 and therefore are allowed for similar reasons.

Application/Control Number: 10/613,824 Page 6

Art Unit: 2133

Dependent claims 3-5, 7-10, 13-17 and 20-22 depend from allowable independent claims 1, 11 and 19 and inherently include limitations therein and therefore are allowed as well.

Application/Control Number: 10/613,824

Art Unit: 2133

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mujtaba K. Chaudry whose telephone number is 571-272-3817. The examiner can normally be reached on Mon-Thur 9-7:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on 571-272-3819. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mujtaba Chaudry Art Unit 2133

November 8, 2006

ALBERT DECADY
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

Page 7